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Although a number of digital timers and event counters are commercially available, high-precision solid state models often bear formidable price tags. Alternative inexpensive models are usually less accurate, noisy mechanical devices. The circuit described here employs current TTL integrated-circuit (Ie) technology (Lancaster, 1974) to produce a device that is sufficiently accurate for most applications at an affordable price (approximately $30).
CIRCUIT DESCRIPTION
At the heart of the timer circuit ( Figure 1 ) is a 555 timer IC that generates a l-kllz (l-msec cycle) clock signal. This signal is applied to one input of a two-input NAND gate (lC2A). The other input of this gate is connected to the output of a set/reset flip-flop constructed from two additional two-input NAND gates (IC2B and IC2e). When the start switch is closed, the flip-flop is set, and (inverted) clock pulses appear at the output of le2A. Closing the stop switch terminates the flow of clock pulses by resetting the flip-flop. The start and stop functions operate independently; that is, the flip-flop may be reset while the start switch is still closed.
Clock pulses from the output of the switching gate
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(lC2A) are applied to the input of the "Is" 7490 decade counter (IC3), where they are accumulated. The 4-bit binary output of IC3 is connected to the input of IC6, a 7447 binary-to-decimal decoder. The connection from Pin 11 of IC3 to Pin 14 of IC4 provides a cascading signal to the "lOs" decade counter when IC3 resets from a binary 9 to O. The "l Os" decade counter is linked to the "100s" counter in an analogous manner. This arrangement allows the device to accumulate a maximum of 999 pulses (Le., 999 msec); the 1,000th pulse causes all of the counters to recycle to O. Accumulated counts (times) can be cleared out of the counters by momentarily opening the reset switch. When the unit is operated as an event counter, externally generated pulses are applied to the input of IC3. The 7447 binaryto-decimal decoders transform the binary outputs of the decade counters into a standard seven-segment format. Seven 222-ohm current-limiting resistors connect each 7447 to a Iitronix DL707 (common anode) LED display.
CONSTRUCTION
In the prototype unit, ICI-IC8 and their associated components (see Table I ) were mounted on a perfboard with .100 x .100 in. (.254 x .254 em) grid hole centers. A regulated 5-V power supply (Radio Shack 277-102) was constructed on a separate board, as was the threedigit LED display. All three boards were housed in a metal cabinet with the LED display visible behind a sheet of red plastic. Banana jacks were used to provide front panel connections for the start, stop, and event counter functions. The reset switch was also mounted on the front panel.
OPERATION
Calibration of the device for use as a millisecond timer is achieved by monitoring the clock pulses at Pin 10 of IC2A with an oscilloscope and adjusting RI to obtain a pulse-to-pulse interval of I msec. Other pulse-to-pulse intervals can be obtained by selecting alternative values for RI and CI from readily available nomograms (e.g., Lancaster, 1974) . Some possibly useful values are shown in Table 2 . By simply adding additional sets of counters, decoders, and LED displays to the circuit, it would be possible to measure time intervals that exceed 1 sec (e.g., those typically observed in choice reaction time experiments) while retaining millisecond accuracy. Periodic checks made over a period of 10 months (the timer shown in Figure 1 was used daily in simple reaction time experiments) revealed no detectable drift in the initial calibration. Nevertheless, it would be possible to improve the stability of the 555 clock somewhat by using a tantalum capacitor for C1 and a good 100turn potentiometer for Rl. These substitutions would increase the cost of the unit by about $10. For roughly $11, the 555 could be replaced with a crystal oscillator and divide-by-IO 7490s.
This would afford a capability equal to that of any commercially available timer. To operate the device as an event counter, it is necessary to furnish debounced TTL pulses (+3.5 to +5.5 V) to Pin 14 of IC3 via the front panel connector. This mode of operation requires, of course, that the switching flip-flop (IC2B and IC2C) is in the reset position, so that clock pulses from the clock do not appear at the output of IC2A. Finally, when an external signal is applied to the input of IC3, the count occurs on the falling edge of the pulse. REFERENCE LANCASTER, D. TTL cookbook. Indianapolis: Howard W. Sams, 1974. (Received for publication April 18, 1978; revisionaccepted July 24, 1978.) 
